GPU performance analysis of a nodal discontinuous Galerkin method for acoustic and elastic models

A. Modave¹, A. St-Cyr², and T. Warburton¹

¹Virginia Polytechnic Institute and State University, Blacksburg, Virginia, USA
²Shell Global Solutions International B.V., Rijswijk, The Netherlands

February 9, 2016

Abstract

Finite element schemes based on discontinuous Galerkin methods possess features amenable to massively parallel computing accelerated with general purpose graphics processing units (GPUs). However, the computational performance of such schemes strongly depends on their implementation. In the past, several implementation strategies have been proposed. They are based exclusively on specialized compute kernels tuned for each operation, or they can leverage BLAS libraries that provide optimized routines for basic linear algebra operations. In this paper, we present and analyze up-to-date performance results for different implementations, tested in a unified framework on a single NVIDIA GTX980 GPU. We show that specialized kernels written with a one-node-per-thread strategy are competitive for polynomial bases up to the fifth and seventh degrees for acoustic and elastic models, respectively. For higher degrees, a strategy that makes use of the NVIDIA cuBLAS library provides better results, able to reach a net arithmetic throughput 35.7% of the theoretical peak value.

Keywords: finite element, discontinuous Galerkin, seismic waves, time domain, GPU, BLAS, profiling

1 Introduction

High-performance compute resources are used intensively in modern computational seismology for applications including earthquake simulation and seismic imaging. State-of-the-art compute clusters consist of massively parallel many-core central processing units (CPUs) with graphics processing units (GPUs) or co-processors to provide a performance boost. Computing on GPUs has been made accessible to the scientific community thanks to programming frameworks that expand languages already widely used (e.g. C, C++ or Fortran). However, to fully leverage the capabilities of GPUs, applications must be developed taking into account specifics of each architecture. It is therefore critical to develop computational algorithms that can be efficiently implemented on these architectures.

In computational seismology, several implementations have been proposed for numerical methods suitable for GPUs coprocessors. Examples include tuned implementations for finite-difference schemes [11, 31, 36, 10] or finite-element schemes [12, 26, 20, 41, 66]. Nowadays, the finite-difference schemes are the most widely used, and a large literature is available (see e.g. Virieux et al. [11] for a review). However, the stencil based reconstruction used in finite difference methods is not ideally suited to resolving wave propagation in realistic physical heterogeneous media typically suffering from loss of accuracy [10]. By contrast, finite-element methods based on unstructured meshes are better suited to handle such material interfaces. Several variants have been investigated, such as spectral finite-element methods [20, 26], continuous mass-lumped

*Corresponding author: modave@vt.edu
finite-element methods [3, 4] or discontinuous Galerkin (DG) methods [10, 12, 13, 27, 30]. In contrast to the standard schemes, the mentioned methods do not require the solution of large sparse linear systems of equations, and it is possible to use explicit time-stepping schemes. The DG approach, in particular, provides a framework that is both flexible for multi-scale modeling and appears to be well suited for GPU accelerated computing. First, it can easily handle local time-stepping strategies [2, 13, 32, 45], and hybrid discretizations can be deployed by mixing different discretization orders and several kinds of elements [3, 13, 14, 21]. Then, the weak element-to-element coupling and the dense algebraic operations required per element are suitable for parallel multi-threading computations with GPUs [22].

Discontinuous Galerkin schemes can be implemented in different ways for GPU computing. Klöckner et al. [22] proposed an implementation for first-order wave systems discretized using a nodal DG scheme. This implementation has been successfully adapted to several physical contexts [10, 17, 34], and we have recently presented an application for reverse-time migration with multi-rate time-stepping and GPU clusters [33]. Alternatively, Fuhry et al. [15] have proposed an implementation for two-dimensional problems with a modal DG scheme. All these implementations partition the computational work into tailored GPU kernels, which are optimized separately in order to improve performance. A key difference between the approaches of Klöckner et al. [22] and Fuhry et al. [15] is the programming strategy of kernels: each thread performs computations corresponding to one node and to one element, respectively. On the other hand, Witherden et al. [49, 50] recently developed an implementation based on a nodal DG method for applications of fluid dynamics. This implementation, named PyFR, makes use of external BLAS libraries that provide linear algebra routines optimized for hardware devices. Such a strategy has been successfully used for CPU computing [7, 19, 28, 43].

In this paper, we investigate and evaluate three strategies to implement time-domain DG schemes for GPU computing. All these strategies have been compared for three-dimensional acoustic and elastic cases with a unique computational framework. They were programmed in C++ using CUDA 7.5 through the abstract framework OCCA [29], and tested on a single Nvidia GTX980. We have tested one-element-per-thread and one-node-per-thread strategies, as well as a strategy that makes use of an external BLAS library. In this work, we have used the generalized single precision matrix-multiplication (SGEMM) routine of NVIDIA’s cuBLAS library [36]. We show that, similarly to CPU implementations [13], the best GPU implementation depends on the polynomial degree. The one-node-per-thread tailored kernels provided the best runtime for small degree, while the implementation with SGEMM is better for higher degrees.

This paper is organized as follows. In section 2, we present the mathematical models for acoustic and elastic wave propagation, and we describe the nodal discontinuous Galerkin method and the time-stepping scheme. In section 3, key aspects of GPU hardware and GPU programming are summarized, and all the implementations are described. Section 4 is dedicated to performance results and comparisons. We discuss the optimization of the SGEMM routine for the DG operations, and we analyse its performance using the roofline model. The implementations are then compared, and all the kernels are systematically profiled.

2 Discontinuous Galerkin schemes

We consider acoustic and isotropic elastic wave models discretized with a nodal discontinuous Galerkin method in space and on a third-order Adam-Bashforth method in time. We assume the physical coefficients to be constant over each mesh cell and discontinuous at interfaces. The variational forms of the models and the schemes are presented in sections 2.1 and 2.2, respectively.

2.1 Physical models and variational forms

Acoustic waves are governed by the pressure-velocity system, which reads

\[
\frac{\partial p}{\partial t} + \rho c^2 \nabla \cdot \mathbf{v} = 0, \\
\rho \frac{\partial \mathbf{v}}{\partial t} + \nabla p = 0,
\]

Submitted to Computers & Geosciences (November 2015)
with the pressure $\rho(x, t)$, the velocity $v(x, t)$, the density $\rho(x)$ and the phase velocity $c(x)$. For each mesh cell $D_k$, we consider the variational form

$$
\int_{D_k} \frac{\partial \psi}{\partial t} \, dx = - \int_{D_k} \rho c^2 \nabla \cdot v \, \psi \, dx - \int_{\partial D_k} p_p \, \psi \, dx
$$

$$
\int_{D_k} \frac{\partial v}{\partial t} \, dx = - \int_{D_k} \frac{1}{\rho} \nabla p \, dx - \int_{\partial D_k} p_v \, \psi \, dx
$$

where $\psi(x)$ is a test function, $p_p(x)$ and $p_v(x)$ are penalty terms. The penalty terms corresponding to upwind fluxes provided by a one-dimensional Riemann solver are given by (see e.g. [21, 63])

$$
p_p = -(\rho c^2)^{-1} k_c \alpha_c,
$$

$$
p_v = c^{-1} k_c \alpha_c,
$$

with $\alpha_c = \|p\| - (\rho c)^+ \|v_n\|$, $k_c = 1/\{\rho c\}$ and the semi-jumps defined as $\|p\| = (p^+ - p^-)/2$ and $\|v_n\| = (v^+ - v^-) \cdot n/2$. The brackets $\{\cdot\}$ denotes the mean value at the interface.

For isotropic media, elastic waves can be simulated with the velocity-stress system, which reads

$$
\frac{\partial \sigma}{\partial t} = \lambda (\nabla \cdot v) I + 2\mu \text{sym} (\nabla v),
$$

$$
\rho \frac{\partial v}{\partial t} = \nabla \cdot \sigma,
$$

with the stress tensor $\sigma(x, t)$ and the Lamé parameters $\lambda(x)$ and $\mu(x)$. This system supports pressure waves and shear waves, which the phase velocities are

$$
c_p = \sqrt{(\lambda + 2\mu)/\rho},
$$

$$
c_s = \sqrt{\mu/\rho},
$$

respectively. We consider the variational form

$$
\int_{D_k} \frac{\partial \sigma}{\partial t} \, \psi \, dx = \int_{D_k} \lambda (\nabla \cdot v) I + 2\mu \text{sym} (\nabla v) \, \psi \, dx + \int_{\partial D_k} P_\sigma \, \psi \, dx,
$$

$$
\int_{D_k} \frac{\partial v}{\partial t} \, dx = \int_{D_k} \frac{1}{\rho} \nabla \cdot \sigma \, \psi \, dx + \int_{\partial D_k} P_v \, \psi \, dx
$$

where the upwind fluxes provided by an exact Riemann solver are given by [11]

$$
P_\sigma = k_p \alpha_p \lambda^{-1} I + 2 \left( k_p \alpha_p - k_s \alpha_s \right) \mu^{-1} N + 2 k_s \mu^{-1} \text{sym} (n \otimes \alpha_s),
$$

$$
P_v = \left( k_p \alpha_p c_p^{-2} - k_s \alpha_s c_s^{-2} \right) n + k_s c_s^{-2} \alpha_s,
$$

with

$$
\alpha_p = \|\sigma_n\| + (\rho c_p)^+ \|v_n\|, \quad k_p = 1/\{\rho c_p\}, \quad \|\sigma_n\| = n \cdot (\sigma^+ - \sigma^-) \cdot n/2,
$$

$$
\alpha_s = \|\sigma_n\| + (\rho c_s)^+ \|v_n\|, \quad k_s = 1/\{\rho c_s\}, \quad \|\sigma_n\| = (\sigma^+ - \sigma^-) \cdot n/2,
$$

$$
\alpha_s = \|\sigma_n\| + (\rho c_s)^+ \|v_n\|, \quad N = n \otimes n, \quad \|v\| = (v^+ - v^-)/2.
$$

### 2.2 Numerical schemes

The approximate fields are built on a spatial mesh of the computational domain $\Omega \subset \mathbb{R}^3$, made of $K$ non-overlapping tetrahedral cells, $\Omega = \bigcup_k D_k$, where $D_k$ is the $k$th cell. For the nodal discontinuous Galerkin method, all the scalar fields and the Cartesian components of vector and tensor fields are approximated by piecewise polynomial functions. The discrete unknowns correspond to the values of fields at nodes distributed
over the surface and interior of an element \([19, 20]\). Over each cell \(D_k\), the approximate fields can then be represented by

\[
q_k(x, t) = \sum_{n=1}^{N_p} q_{k,n}(t) \ell_{k,n}(x), \quad \forall x \in D_k,
\]

where \(N_p\) is the number of nodes per element, \(q_{k,n}(t)\) is the values of fields at node \(n\) of element \(k\), and \(\ell_{k,n}(x)\) is the associated multivariate Lagrange polynomial function. In this work, the position of nodes are chosen using the warp-and-blend technique \([11]\). The number of nodes for each element is given by \(N_p = (N + 1)(N + 2)(N + 3)/6\), where \(N\) is the maximal order of polynomial functions.

The semi-discrete equations are obtained by substituting the approximate representation of fields into the weak form, and using the Lagrange polynomials as test functions. For each element \(k\), a system of equations can then be expressed as

\[
\frac{dq_k}{dt} = r_k,
\]

where the right-hand side vector is defined as

\[
r_k = \sum_{i=1}^{3} \sum_{j=1}^{3} g_{k,i,j}^{vol} D_j f_{j,k} + \sum_{f=1}^{N_{faces}} g_{k,f}^{sur} L_f p_{k,f},
\]

where \(N_{faces}\) is the number of faces, \(f_{j,k}\) correspond to the physical flux in the \(x_j\)-direction for all the nodes of element \(k\), and the vector \(p_{k,f}\) contains the penalty terms for all the nodes belonging to face \(f\). The first term of the right-hand side vector in equation (3) corresponds to the volume integrals of the variational form, while the second term corresponds to the surface integrals. The matrices \(D_j\) and \(L_f\) are respectively the differentiation matrices and the lifting matrices of the reference element. The geometric factors \(g_{k,i,j}^{vol}\) and \(g_{k,f}^{sur}\) depend on the shape of each element. The definitions of these matrices and factors, and a complete derivation of the semi-discrete equations are given in \([33]\).

The global semi-discrete scheme is simply built by combining the local systems of all elements. We use the classical third-order Adams-Bashforth formula for time discretization. At each iteration, the discrete unknowns of all the elements are updated according to

\[
q_k^{m+1} = q_k^m + \Delta t \sum_{s=1}^{3} a_s r_k^{m-s+1},
\]

with \(a_1 = 23/12\), \(a_2 = -16/12\) and \(a_3 = 5/12\), and where \(m\) is the time index. This formula only depends on the right-hand side vector \(r_k\) at the three time levels \(t^m, t^{m-1}, t^{m-2}\). For each step, this vector is thus computed with the values of unknowns local to the element, as well as those of the neighboring element at each interface.

3 Implementations for GPU computing

We consider three different GPU-based implementations of DG schemes. Each has been programmed in a C++ code using CUDA 7.5 through the abstract framework OCCA \([29]\), and tested with a single NVIDIA GTX980. In section 3.1 we summarize key characteristics of NVIDIA’s GPU architecture and CUDA programming. Specifications corresponding to the NVIDIA GTX980 are mentioned in brackets \([\ldots]\). We present two implementations based exclusively on specialized kernels in section 3.2. In section 3.3 we propose an alternative strategy that makes use of the basic linear algebra subroutine SGEMM, from NVIDIA’s cuBLAS library, optimized for dense algebraic operations on GPU.
3.1 GPU architecture and GPU programming

Heterogeneous computing systems consist of central processing units (CPUs) complemented with sidecar graphics processing units (GPUs), each with its own memory space. The programming framework CUDA \[1, 6\] provides extensions to the C programming language to allocate/deallocate storage in the global memory of GPU, to manage memory transfers between the CPU memory and the GPU memory, and to invoke kernels — the codes that run on the GPU. In our implementations, memory allocations and CPU-GPU data transfers are performed only at the beginning of the computation, and during the time stepping only when the solution must be exported for checkpointing or halo exchanges. The main challenge consists in optimizing the execution of tasks to be performed by the GPU.

The execution is based on the single instruction multiple threads (SIMT) model, where many threads are executed concurrently by the GPU. In the programming framework CUDA, threads are grouped into thread blocks \[max. 1024 \text{ threads per thread block}\], which compose the grid. At the hardware level, each thread block is assigned to one streaming multiprocessor (SM) as the kernel executes \[16 \text{ SMs on chip with 128 cores per SM}\], and successive threads of each thread block are grouped into warps \[32 \text{ threads per warp}\]. Ideally, all the threads of a warp must perform the same instructions to avoid warp divergence. Warp schedulers manage the execution of warps, eventually context switching between warps to avoid the SM from stalling \[max. 64 \text{ active warps per SM}\] due to high device memory load and store latencies. The percentage of active warps to the maximum theoretical number of active warps is called occupancy. It is generally advised that the number of threads per thread block should be chosen to be a multiple of 32 to maximize the occupancy \[38\], though, strategies with low occupancy can also be efficient \[12\].

The GPU has a deep non-uniform memory architecture with a hierarchy of memory spaces, each with different purposes and characteristics that indicate their best use cases. Global memory \[4\text{GB}\] is the largest on device memory space and is accessible by all the threads, in all warps, in all thread-blocks, in all kernels. The bandwidth of this memory \[max. 224\text{GB/s}\] is generally a bottleneck. Common strategies to maximize usage of global memory include hiding latency due to data transfer by overlapping memory load and store requests with computations, and making coalesced memory transfers by requesting contiguous blocks of data that are page aligned to maximize the utilization of the memory bus. Similarly to CPUs, GPUs have also a system of lower-latency caches \(L2\) cache \[2\text{MB}\] and \(L1\) cache \[48\text{KB per SM}\]), which allow reuse of data previously fetched from the global memory. These caches cannot be programmed at the level of CUDA, and their use is determined by the streaming multiprocessor cache management system.

Shared memory \(\text{smem}\) \[96\text{KB per SM, max. 48KB per thread block}\] is a relatively low latency memory that can be accessed by threads of a thread block, providing a scratch pad for thread-block level data sharing and collaboration. Shared memory can be considered as a programmable cache, where memory storage is allocated at the thread block execution, and released when it is finished. Shared memory accesses are served by 32 independent memory managers. Shared memory is organized into banks that are interleaved in the logical indexing of the memory addresses. Efficient data transactions are served by the shared memory managers if all threads in a warp that access shared memory do so by accessing the 32 banks. Finally, data that are local to each thread are stored in 32-bit registers \[64\text{K per SM, max. 255 per thread}\] that provide very low latency accesses. When the number of registers is insufficient to contain all the register variables for all the threads in a thread-block the spilled register data are stored the local memory space, that is mapped to global memory and cached in L1 and L2 increasing the latency. The storage allocated for spilling registers is called local memory \(\text{lmem}\). NVIDIA’s GPUs also have constant memory and texture memory, but they are not used in this work.

3.2 Implementations with specialized kernels

The operations to perform in the DG implementations can be partitioned into several kernels, which provides flexibility to optimize each task considering its own characteristics. For each time-step update, the right-hand side vector \(3\) must be computed at the current time, and the values of fields must be updated with the update scheme \(4\). Following previous works \[15, 17, 33\], we consider implementations with three main kernels: the volume kernel and the surface kernel compute respectively the volume terms and the surface...
of the right-hand side vector, while the update kernel performs the time stepping. A similar partition of operations into tailored kernels has also been successfully tested for computing with coprocessors [15]. We have tested implementations based on two different strategies: in all the kernels, each thread deals with the computations corresponding to one element (one-element-per-thread strategy) or one node (one-node-per-thread strategy). These implementations are based on the work of Fuhry et al. [13] and Klöckner et al. [22].

In the following we describe key aspects of memory storage and kernel programming with these strategies.

For both considered implementations, all the required data are stored in global memory: the array Q with the values of fields at all the nodes, the array Qf with the values of traces at all the face nodes, the array R_{(0,-1,-2)} with the values of the right-hand-side vector corresponding to the current and two previous time steps, the arrays D_i and L with the differentiation and lift matrices, and specific arrays for the geometric factors and physical coefficients. The granularity of storage depends on the implementation strategy. With the one-element-per-thread strategy, successive threads have to fetch/store values corresponding to successive elements. It then is advantageous to store all the arrays with the element index k as the finest level of granularity, which enables coalescing data transfers with global memory [15]. By contrast, with the one-node-per-thread strategy, successive threads deal with successive nodes. A granularity with the node index n at the finest level then is the best choice [33]. Dimensions and granularity of the main arrays are given in Table 1.

We describe the tasks that must be performed by each kernel. For the acoustic case, the right-hand side vector \( \mathbf{r}^p \) can be rewritten as

\[
\mathbf{r}^p_k = -\rho_k c^2_0 \sum_{j=1}^{3} \mathbf{D}_j \left[ \sum_{i=1}^{3} g_{k,i,j}^\text{vol} q_k^i \right] - \mathbf{L} \mathbf{p}^p_k, \tag{5}
\]

and

\[
\mathbf{r}^{v_i}_k = -\frac{1}{\rho_k} \sum_{j=1}^{3} g_{k,i,j}^\text{vol} \left[ \mathbf{D}_j \mathbf{q}^p_k \right] - \mathbf{L} \mathbf{p}^{v_i}_k, \quad \text{for } i = 1, 2, 3, \tag{6}
\]

where the lift matrices have been merged into \( \mathbf{L} \), and the penalty vectors \( \mathbf{p}^{(p,v_i)}_k \) contain the penalty terms multiplied with the geometric factors for all the face nodes of the element. The superscripts \( p \) and \( v_i \) denote vectors with values corresponding to the pressure \( p \) and the Cartesian component of velocity \( v_i \). Using similar notations, the right-hand side vector of the elastic case can be rewritten as

\[
\mathbf{r}^{v_i}_k = \frac{1}{\rho_k} \sum_{n=1}^{3} \mathbf{D}_n \left[ \sum_{m=1}^{3} g_{k,m,n}^\text{vol} q_k^{\sigma,m} \right] + \mathbf{L} \mathbf{p}^{v_i}_k, \quad \text{for } i = 1, 2, 3, \tag{7}
\]

\[
\mathbf{r}^{\sigma_{ij}}_k = \delta_{ij} \chi_k \sum_{m=1}^{3} \sum_{n=1}^{3} g_{k,m,n}^\text{vol} \left[ \mathbf{D}_n q_k^{\sigma,m} \right] + \mu_k \sum_{m=1}^{3} \left( g_{k,m}^\text{vol} \left[ \mathbf{D}_m q_k^{v_j} + g_{k,m}^\text{vol} \left[ \mathbf{D}_j q_k^{v_j} \right] \right] \right) + \mathbf{L} \mathbf{p}^{\sigma_{ij}}_k, \quad \text{for } i, j = 1, 2, 3. \tag{8}
\]

The volume kernel performs element-wise tasks corresponding to the volume terms, which are the first terms of equations (7)-(11) in the acoustic case. For each element, the values of fields are fetched from the array

<table>
<thead>
<tr>
<th>Name</th>
<th>Symbol</th>
<th>Granularity</th>
</tr>
</thead>
<tbody>
<tr>
<td>Values of fields at nodes</td>
<td>Q</td>
<td>one-element-per-thread</td>
</tr>
<tr>
<td>Values of traces at node faces</td>
<td>Qf</td>
<td>one-element-per-thread</td>
</tr>
<tr>
<td>Right-hand side terms</td>
<td>R_{(0,-1,-2)}</td>
<td>one-element-per-thread</td>
</tr>
<tr>
<td>Differentiation matrices</td>
<td>D_i</td>
<td>one-element-per-thread</td>
</tr>
<tr>
<td>Merged lift matrix</td>
<td>L</td>
<td>one-element-per-thread</td>
</tr>
<tr>
<td>Dimensions</td>
<td></td>
<td></td>
</tr>
<tr>
<td>of nodes per face</td>
<td></td>
<td></td>
</tr>
<tr>
<td>of faces per element</td>
<td></td>
<td></td>
</tr>
<tr>
<td>of elements in the mesh</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Table 1: List of main arrays stored in the global memory of the device. Dimensions are given from the coarsest to the finest granularity of storage. \( N_p, N_{fp}, N_{faces} \) and \( K \) are respectively the number of nodes per element, the number of nodes per face, the number of faces per element, and the number of elements in the mesh. \( N_{fields} \) and \( N_{traces} \) are the number of fields and traces, respectively.

Submitted to Computers & Geosciences (November 2015)
Table 2: Memory transfers performed by the volume and surface kernels. Fetched data are transferred when required, while prefetched data are loaded at the beginning of each kernel execution. The temporary array stores the vectors to be used in the matrix-vector products, which are the penalty vectors for the surface kernel.

<table>
<thead>
<tr>
<th>Name</th>
<th>Memory transfer</th>
<th>Memory transfer</th>
</tr>
</thead>
<tbody>
<tr>
<td>Fields and traces</td>
<td>one-element-per-thread</td>
<td>one-node-per-thread</td>
</tr>
<tr>
<td>Temporary array</td>
<td>Fetch into registers</td>
<td>Fetch into registers</td>
</tr>
<tr>
<td>Geometric and physical factors</td>
<td>Store in registers</td>
<td>Store in shared memory</td>
</tr>
<tr>
<td>Elemental matrices</td>
<td>Prefetch into registers</td>
<td>Prefetch into shared memory</td>
</tr>
<tr>
<td>Q</td>
<td>Prefetch into shared memory</td>
<td>Fetch into registers</td>
</tr>
</tbody>
</table>

Q, and the main algebraic operations are linear combinations and six matrix-vector products with squared matrices of size $N_p \times N_p$. The surface kernel computes the penalty terms and performs the matrix-vector products for the second terms of equations (5)-(6). In both volume and surface kernels, direct matrix-vector products are implemented. Let us mention that alternative DG methods with sparse elemental matrices can leverage sparse matrix-vector products (see e.g. [3, 4]). The implementation of the surface kernel is trickier because computing the penalty terms requires the values of traces at face nodes corresponding to both sides of the interface (i.e. values for the current element and its neighbors), which leads to erratic memory accesses when fetching neighbor values. We use a mapping array that, for each face node, gives the location of the first trace corresponding to the neighbor element in the array $Q_f$. For each element, the surface kernel then loads both local and neighbor values of traces from the array $Q_f$, computes the penalty terms and multiplies them with geometric factors. The obtained values are then used in the merged matrix-vector product with a rectangular matrix of size $N_p \times N_{faces} N_{fp}$ and a vector of size $N_{faces} N_{fp}$. Both volume and surface kernels accumulate the final right-hand side terms in the current right-hand side array $R_0$. The update kernel loads all the right-hand side arrays, updates the fields values in the array $Q$ by performing the time-stepping, and updates the trace values in the array $fQ$.

For the one-element-per-thread strategy, all kernels run with 256 threads per thread block. That number has been suggested by Fuhry et al. [15], and is also optimal for our implementation. For both volume and surface kernels, the elemental matrices (differentiation and lift) are stored in global memory and prefetched into shared memory by all the threads in collaborative way (successive threads fetch successive values). Let us mention that, in the implementation of Fuhry et al. [15], the elemental matrices are stored in constant memory, and each value is fetched during the matrix-vector products. This strategy was however less efficient in our case. The geometric factors, physical parameters and fields/traces, which are local to each element, are stored in registers. The final values of the right-hand side terms are stored in temporary arrays before being transferred to local memory using coalesced data transfers. While this implementation uses a lot of registers, leading to spilling registers for high polynomial degree, it provides the best runtime with this strategy. The kinds of memory transfer are summarized in Table 2.

With the one-node-per-thread strategy, threads collaborate to perform the computations required for each element. For all the kernels, each thread block deals with several elements, which allow to have a reasonable number of threads per thread block for small polynomial degree. Therefore, we have $K_{blkV}N_p$ threads per thread block for the volume kernel, $K_{blkS} \max(N_p, N_{faces} N_{fp})$ for the surface kernel, and $K_{blkU}N_p$ for the update kernel. The numbers of elements per thread block, $K_{blkV}$, $K_{blkS}$ and $K_{blkU}$, must be tuned. This implementation makes use of shared memory to store temporary arrays with values that are useful for different threads. For more details about this implementation, we refer to our previous paper [33].

### 3.3 Implementations with SGEMM routine

We investigate an alternative implementation which makes use of an external BLAS library. Such library provides linear algebra routines that are tuned for specific hardware devices. In our computational procedure, the matrix-vector products of equations (5)-(6) can be merged into global matrix-matrix products, which are BLAS-3 operations. They will be performed here with the SGEMM routine of the cuBLAS library.
developed by Nvidia [30]. We describe hereafter the procedure only for the acoustic case, which can be straightforwardly adapted to the elastic case.

In order to integrate global matrix-matrix products in the computational procedure, we derive an alternative partition of tasks. The computation of the right-hand side terms can be rewritten with global operations. By merging equations (3)–(6) for all the elements, we have

\[
\begin{align*}
R^p &= \sum_i D_i L_i^p (Q^p) + LP^p, \\
R^v &= L^v (D_1 Q^p, D_2 Q^p, D_3 Q^p) + LP^v,
\end{align*}
\]

where \(Q^{p,v}, P^{p,v}\) and \(R^{p,v}\) are matrices for which the \(k\)th column corresponds respectively to the values of fields, the penalty terms and the right-hand side vectors of element \(k\). The operators \(L_i^p\) and \(L^v\) abstract the linear combinations to perform for the volume terms. A rapid study of equations (7)–(8) leads to the new partition of tasks:

1. computation of the gradient matrix-matrix product for equation (3) \([\text{SGEMM routine}]\):

\[
\begin{bmatrix}
D_1 \\
D_2 \\
D_3
\end{bmatrix}
Q^p \rightarrow \begin{bmatrix}
Q_1^{\text{tmp}} \\
Q_2^{\text{tmp}} \\
Q_3^{\text{tmp}}
\end{bmatrix}, \quad \text{(or } D_{\text{grad}} Q^p \rightarrow Q^{\text{imp}}) \]

2. computation of the linear combinations for the volume terms \([\text{volume kernel}]\):

\[
L^v (Q_1^{\text{imp}}, Q_2^{\text{imp}}, Q_3^{\text{imp}}) \rightarrow R^v, \\
L_i^p (Q^p) \rightarrow Q_i^{\text{imp}}, \quad \text{for } i = 1, 2, 3,
\]

3. computation of the divergence matrix-matrix product for equation (4) \([\text{SGEMM routine}]\):

\[
\begin{bmatrix}
D_1 & D_2 & D_3
\end{bmatrix}
Q^{\text{imp}} \rightarrow R^p, \quad \text{(or } D_{\text{div}} Q^{\text{imp}} \rightarrow R^p)\]

4. computation of penalty vectors and storage in arrays \(P^p\) and \(P^{v,i}\) \([\text{surface kernel}]\).

5. computation of the lift matrix-matrix products and addition to the right-hand side arrays \([2 \times \text{SGEMM routine}]\):

\[
LP^p + R^p \rightarrow R^p, \\
LP^v + R^v \rightarrow R^v,
\]

6. update of fields and traces with the time stepping scheme \([\text{update kernel}]\).

In this new procedure, the first three operations compute the volume terms, the next two compute the surface terms, and the latter performs the update. The procedure requires three kernels and four calls of the SGEMM routine. We describe hereafter the arrays that must stored in global memory, the different settings for the SGEMM routine, and the kernels.

In comparison with the previous implementations, arrays \(Q_i^{\text{imp}}\) and \(P^{(p,v)}\) have been introduced to store intermediate results, which was not necessary before since these intermediate results were immediately used to compute matrix-vector products. For the sake of clarity, the fields, traces and right-hand side terms are stored in two set of arrays, one for the pressure \((Q^p, Q_2^p \text{ and } R^p)\) and the other for the velocity \((Q^v, Q_1^v \text{ and } R^v)\). To efficiently use the SGEMM routine, the arrays \(Q_i^{\text{imp}}\) are merged into the array \(Q^{\text{imp}}\), and the differentiations arrays \(D_i\) are stored into two merged arrays, the gradient array \(D_{\text{grad}}\) and the divergence array.
The paddings do not affect the other operations. For higher degrees, speedups are between 2 and $N$ polynomial degrees ($N$ For nearly all the cases, the best padding corresponds to increasing $N > \text{ldc}$, which is improves runtime only over polynomial degree change the performance, and is made only for compatibility.

The kernels of this implementation, corresponding to steps 2, 4 and 6, perform only data transfers and algebraic operations that are local to nodes or face nodes. The volume and update kernels are implemented following the one-node-per-thread strategy, with $K_{\text{blkU}}$ and $K_{\text{blkV}}$ elements per thread block. In contrast with the previous implementations, the surface kernel iterates over all the interfaces of the mesh. Each thread computes the numerical fluxes corresponding to one face node for both sides of the interface, and each thread block deals with $K_{\text{blkS}}$ interfaces.

4 Performance results

The different implementations are tested and profiled in a basic setting: the time stepping of an initial solution on a given mesh. We consider polynomial degrees ranging from 1 to 8 with, for each degree, a mesh corresponding to approx. 2 millions nodes. All the results therefore correspond to the same number of discrete unknowns (approx. 8 and 18 millions for the acoustic and elastic models, respectively). The computations are performed in single precision.

In section 4.1, we discuss the memory storage of the SGEMM routine for the DG operations required by the third implementation. We then profile the SGEMM routine, report the arithmetic throughput and the memory bandwidth, and combine them in the roofline model (section 4.3). In sections 4.2 and 4.3, we profile the DG kernels of the three implementations for the acoustic case, and we compare the global performances of the implementations for both acoustic and elastic cases.

4.1 Storage strategy for SGEMM routine

The performance of the SGEMM routine strongly depends on both the dimensions of matrices and their storage in memory. For the operations required by the DG implementation, better performances are obtained with a row-major storage for $A$, while a column-major storage is used for $B$ and $C$. We have tested several padding strategies. Only a padding of both the leading storage dimension $\text{ldc}$ and the matrix dimension $m$, with $\text{ldc} = m$, can significantly improve performances. Increasing $\text{ldc}$ involves a larger memory storage for matrix $C$, while increasing $m$ also adds dummy floating-point operations. Though these tunings artificially increase the required computational resources, they lead to better runtimes for the SGEMM routine. The dimensions of matrices and storing arrays for the different SGEMM calls are summarized in Table 4.

The matrix $C$ corresponds to different arrays in our DG implementation: $Q^{\text{imp}}$ for the gradient product, $R^p$ for the divergence product, and $R^p$ and $R^y$ for the lift products. The value to pad is $3N_p$ for the temporary array $Q^{\text{imp}}$, and $N_p$ for the right-hand side arrays $R^p$ and $R^y$. For the sake of consistency, the padding used for the right-hand side arrays is also used for the arrays $Q^p$ and $Q^y$, which have the same kind of memory storage. Since $Q^p$ and $Q^{\text{imp}}$ correspond to the matrix $B$ of operations gradient and divergence, respectively, the parameter $\text{ldb}$ of these operations has to be padded (see Table 4). This additional padding does not change the performance, and is made only for compatibility.

The unpadded and optimized padded values for $N_p$ and $3N_p$ are listed in Table 4. Padding $N_p$ improves the runtime only over polynomial degree $N > 5$, while padding $3N_p$ is improves runtime for all degrees. For nearly all the cases, the best padding corresponds to increasing $N_p$ and $3N_p$ until the next power of 2. The single exception is for $3N_p$ at the seventh degree, where the next multiple of 32 is better. For small polynomial degrees ($N \leq 5$), we have observed speedups between 1.1 and 1.5 for the gradient operation. The paddings do not affect the other operations. For higher degrees, speedups are between 2.1 and 3.2 for
Table 3: Dimensions of matrices for the four SGEMM operations $C = \alpha AB + \beta C$. According to BLAS terminology, the dimensions of $A$, $B$ and $C$ are respectively $m \times k$, $k \times n$ and $m \times n$, and $\alpha$ and $\beta$ are scalars. Storage is row-major for $A$ and column-major for both $B$ and $C$. $lda$, $ldb$ and $ldc$ are the leading dimensions of storing arrays. $N_p$, $N_{fp}$, $N_{faces}$ and $K$ are respectively the number of nodes per element, the number of nodes per face, the number of faces per element, and the number of elements in the mesh. For the lift operation, $N_{ftl}$ is the number of fields to lift (1 for $p$ and 3 for $v$).

<table>
<thead>
<tr>
<th>$N$</th>
<th>$N_p$</th>
<th>$(N_p)_{pad}$</th>
<th>$3N_p$</th>
<th>$(3N_p)_{pad}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>4</td>
<td>4</td>
<td>12</td>
<td>16</td>
</tr>
<tr>
<td>2</td>
<td>10</td>
<td>10</td>
<td>30</td>
<td>32</td>
</tr>
<tr>
<td>3</td>
<td>20</td>
<td>20</td>
<td>60</td>
<td>64</td>
</tr>
<tr>
<td>4</td>
<td>35</td>
<td>35</td>
<td>105</td>
<td>128</td>
</tr>
<tr>
<td>5</td>
<td>56</td>
<td>56</td>
<td>168</td>
<td>256</td>
</tr>
<tr>
<td>6</td>
<td>84</td>
<td>128</td>
<td>252</td>
<td>256</td>
</tr>
<tr>
<td>7</td>
<td>120</td>
<td>128</td>
<td>360</td>
<td>384</td>
</tr>
<tr>
<td>8</td>
<td>165</td>
<td>256</td>
<td>495</td>
<td>512</td>
</tr>
</tbody>
</table>

Table 4: Unpadded and optimum padded values for $N_p$ and $3N_p$ when using the SGEMM routine for the DG operations. The padded values have been obtained by minimizing the runtimes for DG settings corresponding to approx. 8 millions discrete unknowns. Gray cells correspond to pads leading to increases of dimensions larger than 50%. No padding is used for $N_p$ from the first to the fifth polynomial degree.

4.2 Profiling of SGEMM routine for DG operations

To evaluate hardware utilization, we compare both arithmetic throughput and memory bandwidth of kernels to the theoretical peak values provided by the constructor, which are respectively 4,616 GFLOP/s (single precision) and 224 GB/s for Nvidia’s GTX980. The number of floating-point operations required for the general matrix multiplication is

$$\text{#(FLOP)} = 2mn(k+1)$$

and the number of bytes transferred from and to the global memory is

$$\text{#(Byte)} = 4(mk + nk + 2mn),$$

where the dimensions $m$, $n$ and $k$ are not padded. Dividing these values by the runtime of the routine provides estimated arithmetic throughput and estimated memory bandwidth, respectively. These metrics give information about the performances for the requested operations, but they assume that there are no dummy floating-point operations and that data is always useful and transferred only once. However, optimization strategies, such as padding, can artificially increase the work really performed by the device. To evaluate that work, we also consider the effective arithmetic throughput and the effective memory bandwidth, which are obtained using metrics provided by Nvidia’s profiler nvprof. The effective arithmetic throughput is computed using the number of floating-point operations given by flop_count_sp, and the effective memory bandwidth is obtained by summing dram_read_throughput and dram_write_throughput.
Figure 1: Arithmetic throughput (a) and memory bandwidth (b) for the SGEMM routine for DG operations with several polynomial degrees and, for each degree, $N_pK \approx 2$ millions. Continuous lines correspond to estimated performances (i.e. considering only requested operations), while discontinuous lines are for effective performances (i.e. considering all the operations achieved by the device).

Figure 1 shows the estimated and effective performances of cuBLAS SGEMM routine for the DG operations presented in section 3.3. Since the performance of the lift operation is similar for pressure and velocity fields, we show the results only for the pressure field. For all the operations, the estimated arithmetic throughput is far smaller than the effective value for low degrees, especially for divergence and lift operations, while $m$ is not padded. Large differences are also observed at high degrees when the padding significantly increases $m$: for the gradient operation with $N = 5$ and for both divergence and lift operations with $N = 6$ and 8. In particular, the estimated throughput significantly decreases from $N = 7$ to $N = 8$ for both divergence and lift operations, while the effective throughput slightly increases. This difference of behavior is clearly related to the large number of dummy operations introduced by the large padding required for $N = 8$, while the padded and unpadded dimensions are very close for $N = 7$. Similar differences between estimated and effective memory bandwidths are also observed for cases with large padding.

In the remainder, we consider only estimated arithmetic throughput and memory bandwidth. Though these values underestimate the real work of the device, they allow us to compare different implementations without counting potential dummy operations and useless data transfers.

For all operations, the estimated arithmetic throughput is very small for low degrees (from few percents to 20% of the peak performance between $N = 1$ and 4) and grows until approximately 60% for $N = 7$. The largest throughput, 65%, is obtained with the gradient operation for $N = 8$. The estimated memory bandwidth increases for lower degrees and decreasing for higher degrees. The bandwidth reaches 54 – 57% of the peak performance (for $N = 4$ and $N = 6$) for the gradient operation, while the other operations exhibit slightly worse performances.

The general behavior of both throughput and bandwidth can be explained using the roofline model. Because of the physical limitations of the device, the performance of any operation is theoretically bounded either by the throughput or by the bandwidth, but rarely by both together. The roofline model provides a tool to evaluate the dominant bound, and how far we are from that bound [13]. The arithmetic throughput is plotted as a function of the operational intensity, which is defined as

\[
\text{operational intensity} = \frac{\#(\text{FLOP})}{\#(\text{Byte})} = \frac{2mn(k+1)}{4(mk+nk+2mn)}.
\]

This metric determines the theoretical achievable throughput, which is

\[
\text{achievable throughput} = \min \{ \text{peak bandwidth} \times \text{operational intensity}, \text{peak throughput} \}
\]
The operation is bandwidth or throughput bounded if the operational intensity is small or large, respectively. Figure 2 shows the curve of the achievable throughput (called the roofline) together with the obtained throughput for the different DG operations. The performance of the SGEMM routine for the DG operations are theoretically bounded by the bandwidth until the sixth or seventh degree, and by the arithmetic throughput beyond these polynomial degrees. This explains the low throughput observed for small degrees, as well as the stagnation of the throughput and the decaying memory bandwidth observed for the highest degrees.

Arithmetic throughput and memory bandwidth are representative of the implementation efficiency only when the kernel is throughput or bandwidth bounded, respectively. To quantify the effectiveness of the SGEMM implementation in a unique way, we consider the percentage of the obtained throughput to its achievable value. When the kernel is bandwidth bound, this percentage actually also corresponds to the percentage of the obtained bandwidth to the peak bandwidth. This metric, that we call percentage to achievable performance, is shown on figure 2b. We observe that the performance of the implementation increases with the polynomial degree, but only for the cases without large padding already discussed above.

### 4.3 Comparison and analysis of DG implementations

We compare and analyse the performance of the three DG implementations. The global runtime per node per time step is plotted on figure 3 for the acoustic case. We also show the detail kernel-by-kernel for each implementation. For the one-element-per-thread strategy, results are shown only up to the fifth polynomial degree. Larger degrees were not feasible due to memory limitations. This is discussed later.

For all implementations, the global runtime per node decreases with polynomial degree until some minimum value is achieved. After this, the runtime increases with polynomial order. The minimum is reached at $N = 3$ for both one-element-per-thread and one-node-per-thread strategies, and $N = 7$ for the strategy with the SGEMM routine. Until the fifth degree, the one-node-per-thread strategy provides the best performance. The runtime is larger by a factor two or more with the one-element-per-thread strategy. For higher degrees, the strategy with SGEMM is more efficient. Let us mention that these results are not necessarily correlated to the most suitable polynomial degree for applications. A complete performance analysis would include discussions of accuracy and time stepping. For instance, higher polynomial degrees allow for a better representation of high frequency modes, but they also reduce the allowed time step. Such an analysis is out of the scope of this paper.

In order to explain these results and to identify some bottlenecks in each implementation, we present the roofline and performance analyses of all the kernels in figure 4. Some statistics provided by Nvidia’s compiler...
Figure 3: Global runtimes per node per time step with the three DG implementations in the acoustic case (a), and runtimes kernel-by-kernel for each implementation (b)-(c)-(d). For each polynomial degree, a mesh corresponding to approx. 2 millions of nodes has been used.

nvcc (allocated registers, local memory and shared memory) and Nvidia’s profiler nvprof (occupancy with achieved_occupancy and hit rate for global loads with global_hit_rate) are listed in table 5, together with the optimum numbers of elements per thread block $K_{blk}$. All the kernels have been tuned and the $K_{blk}$’s optimized to minimize the runtime as much as possible.

The roofline analyses show that all the kernels are bandwidth bound, except those that perform matrix-vector products with a large polynomial degree. All the update kernels and both volume and surface kernels of the strategy with SGEMM have small constant operational intensities. These kernels mainly perform streaming operations, and require less than one floating-point operation per transferred byte. The volume and surface kernels of both one-element-per-thread and one-node-per-thread strategies perform matrix-vector products, with which the number of required floating-point operations increases with the polynomial degree. These kernels are in the bandwidth bound regime until $N = 4$ (volume kernel) or $N = 5$ (surface kernel), and in the throughput bound regime beyond.

We first analyse the performance of the one-element-per-thread kernels. The runtime of the volume kernel is very low in comparison to the runtime corresponding to the same operation with the other strategies (blue areas on figure 3). However, the update kernel does not perform as well as the other versions, and the surface kernel gives very bad results. A major bottleneck of those kernels is the storage required in local and shared memory. This storage increases with the polynomial degree $N$. The maximum number of registers
Figure 4: Roofline and performance analyses of kernels for the different strategies in the acoustic case. For every curves, each bullet corresponds to one polynomial degree. The leftmost bullet always corresponds to the first degree.
Table 5: Profiled statistics of each kernel for the different strategies in the acoustic case. The number of threads per thread block is always 256 for the one-element-per-thread strategy. There is no local memory allocated (lmem) with the one-node-per-thread strategy and the strategy with SGEMM.

<table>
<thead>
<tr>
<th>$N$</th>
<th>$K_{blk}$</th>
<th>reg.</th>
<th>smem</th>
<th>occ.</th>
<th>gbl.h.</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>16</td>
<td>32</td>
<td>1.69</td>
<td>0.93</td>
<td>76%</td>
</tr>
<tr>
<td>2</td>
<td>16</td>
<td>35</td>
<td>3.19</td>
<td>0.88</td>
<td>91%</td>
</tr>
<tr>
<td>3</td>
<td>11</td>
<td>37</td>
<td>3.91</td>
<td>0.61</td>
<td>95%</td>
</tr>
<tr>
<td>4</td>
<td>5</td>
<td>32</td>
<td>2.95</td>
<td>0.90</td>
<td>97%</td>
</tr>
<tr>
<td>5</td>
<td>9</td>
<td>37</td>
<td>8.26</td>
<td>0.73</td>
<td>95%</td>
</tr>
<tr>
<td>6</td>
<td>3</td>
<td>37</td>
<td>4.07</td>
<td>0.74</td>
<td>94%</td>
</tr>
<tr>
<td>7</td>
<td>4</td>
<td>37</td>
<td>7.67</td>
<td>0.67</td>
<td>91%</td>
</tr>
<tr>
<td>8</td>
<td>3</td>
<td>32</td>
<td>7.86</td>
<td>0.98</td>
<td>87%</td>
</tr>
</tbody>
</table>

Volume kernel (strategy with SGEMM)

<table>
<thead>
<tr>
<th>$N$</th>
<th>$K_{blk}$</th>
<th>reg.</th>
<th>smem</th>
<th>occ.</th>
<th>gbl.h.</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>16</td>
<td>30</td>
<td>1.00</td>
<td>0.87</td>
<td>53%</td>
</tr>
<tr>
<td>2</td>
<td>16</td>
<td>32</td>
<td>2.5</td>
<td>0.88</td>
<td>48%</td>
</tr>
<tr>
<td>3</td>
<td>10</td>
<td>32</td>
<td>3.12</td>
<td>0.77</td>
<td>53%</td>
</tr>
<tr>
<td>4</td>
<td>2</td>
<td>32</td>
<td>1.09</td>
<td>0.93</td>
<td>51%</td>
</tr>
<tr>
<td>5</td>
<td>1</td>
<td>32</td>
<td>0.88</td>
<td>0.91</td>
<td>58%</td>
</tr>
<tr>
<td>6</td>
<td>1</td>
<td>32</td>
<td>1.31</td>
<td>0.92</td>
<td>55%</td>
</tr>
<tr>
<td>7</td>
<td>1</td>
<td>32</td>
<td>1.88</td>
<td>0.88</td>
<td>56%</td>
</tr>
<tr>
<td>8</td>
<td>1</td>
<td>32</td>
<td>2.58</td>
<td>0.87</td>
<td>56%</td>
</tr>
</tbody>
</table>

Update kernel (one-node-per-thread)

<table>
<thead>
<tr>
<th>$N$</th>
<th>$K_{blk}$</th>
<th>reg.</th>
<th>smem</th>
<th>occ.</th>
<th>gbl.h.</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>11</td>
<td>32</td>
<td>2.15</td>
<td>0.67</td>
<td>62%</td>
</tr>
<tr>
<td>2</td>
<td>2</td>
<td>32</td>
<td>0.58</td>
<td>0.95</td>
<td>75%</td>
</tr>
<tr>
<td>3</td>
<td>2</td>
<td>32</td>
<td>0.83</td>
<td>0.92</td>
<td>80%</td>
</tr>
<tr>
<td>4</td>
<td>2</td>
<td>31</td>
<td>1.14</td>
<td>0.93</td>
<td>84%</td>
</tr>
<tr>
<td>5</td>
<td>1</td>
<td>31</td>
<td>0.76</td>
<td>0.94</td>
<td>76%</td>
</tr>
<tr>
<td>6</td>
<td>9</td>
<td>32</td>
<td>8.79</td>
<td>0.89</td>
<td>85%</td>
</tr>
<tr>
<td>7</td>
<td>7</td>
<td>32</td>
<td>8.59</td>
<td>0.88</td>
<td>83%</td>
</tr>
<tr>
<td>8</td>
<td>5</td>
<td>31</td>
<td>7.54</td>
<td>0.85</td>
<td>82%</td>
</tr>
</tbody>
</table>
per thread for the device is not sufficient to store the local data from $N = 5$ for the volume kernel, from $N = 4$ for the surface kernel and for all polynomial degrees for the update kernel. This causes register spilling where local data is stored global memory (eventually cached in L1 or L2), which increases latency. For $N \geq 6$, the shared memory required by the volume kernel is larger than the maximum allowed (48KB), and the strategy cannot be used. The poor performance of the surface kernel is also partly explained by non-coalescing memory transfers. With this kernel, each thread has to load data corresponding to one element and its neighbors. Because the memory accesses are not aligned with the thread indexing for the neighbor elements, the memory transfers cannot coalesce. The hit rate for global loads, $24\%-27\%$ (see table 5), is far smaller than for the other kernels. We have observed that this rate rises until approx. 50\% if the memory transfers corresponding to the neighbor elements are removed.

With the one-node-per-thread strategy, the surface kernel is the most expensive kernel for small polynomial degrees, while the volume kernel takes most of the runtime for large degrees (see figure 3c). For small degrees, the performance of the surface kernel is less efficient than for the volume kernel (see figure 4d), and it requires more floating-point operations (not shown for the sake of brevity). As $N$ increases, the percentage of achievable performance of both kernels decreases, and reaches a plateau around 23\% (volume kernel) and 30\% (surface kernel) in the throughput bounded region. Over $N = 5$, the volume kernel requires more floating-point operations than the surface kernel, which explains the larger runtime. The one-node-
Figure 6: Net arithmetic throughput of the acoustic (a)-(b) and elastic (c)-(d) implementations. The net arithmetic throughput is obtained by dividing the total number of FLOP required per time step by the runtime required for one time step update.

per-thread update kernel, which is also used for the strategy with SGEMM, exhibits a constant and high percentage of achievable performance (around 70%). The volume kernel of that strategy also has a similar performance (around 67%). For the surface kernel, the performance is bad for small degrees, but it increases until a plateau around 52% for $N \geq 6$.

The performance results then are consistent with the observed runtimes: both volume and surface kernels perform better for small degrees with the one-node-per-thread strategy, while both surface kernel and SGEMM routine perform better for large degree for the strategy with SGEMM. The profiled statistics of the kernels are quite good. There is no register spilling, and both the number of registers per thread and the shared memory per thread block are reasonable. Increasing the number of elements per thread block helps to improve the occupancy for small polynomial degrees. The occupancy and the hit rate for global loads cannot explain the variations of performance that are observed. We have obtained from NVIDIA’s profiler `nvprof` that most of the stalls occur because of data requests (metric `stall_data_request`) and execution dependencies (metric `stall_exec_dependency`), which are difficult to avoid.

The observations made for the acoustic case also apply to the elastic case, which requires more floating-point operations and memory transfers. We show the global runtime per node for the three elastic implementations and the detailed kernel-by-kernel runtimes on figure F. The simulations have been done on the same meshes. The one-node-per-thread strategy remains the most efficient for small degrees. The strategy with SGEMM is as efficient as the one-node-per-thread strategy at $N = 7$, and is better for $N = 8$. The one-element-per-thread strategy is again very bad, with results far worse than before. Since the operations require a larger local memory, register spilling occurs for $N$ smaller than with the acoustic case, which worse the results.

The one-node-per-thread strategy is only $1.8 - 2.25$ times slower than for the acoustic case, while the number of fields increases by a factor $2.25$. This is partly explained by the operational intensity that is larger in the elastic case for both volume and surface kernels. The strategy with SGEMM is $2.14 - 2.49$ times slower than in the acoustic case.

Finally, to have an idea of the global performance of each strategy as a whole, we plot the net arithmetic throughput of each implementation for both acoustic and elastic cases in figure R. The net arithmetic throughput is obtained by dividing the total number of floating-point operations required for one full time step by the corresponding runtime required. The implementation with SGEMM reaches $31.4\%$ of the peak throughput for the acoustic case, and $35.8\%$ for the elastic case. A larger increase is observed with the one-node-per-thread strategy, from $21.7\%$ to $33\%$. This made of this strategy an interesting candidate for DG schemes requiring denser computations.
5 Conclusion

We have presented and analyzed three GPU implementations for time-domain discontinuous Galerkin simulations of acoustic and elastic waves. Two of them are based on tailored kernels programmed by associating each thread to one element or one node, following strategies described by Klöckner et al. \cite{Kloeckner12} and Fuhry et al. \cite{Fuhry14}, respectively. We have also considered an alternative implementation with a specific partition of work which makes use of the SGEMM routine of an external BLAS library. All the implementations have been optimized and compared in the same computational framework with a three-dimensional benchmark.

The computational results highlight the strong performance of the one-node-per-thread kernels until $N = 5$ for acoustic and $N = 7$ for elastic waves. The strategy with SGEMM performs better for higher polynomial degrees, though it requires more data transfers and more data storage in global memory. The one-element-per-thread implementation does not work well for three-dimensional problems in our framework. We have analysed both the SGEMM routine and the acoustic DG kernels using the roofline model, and we have identified bottlenecks for each computational strategy.

In the perspective of large-scale applications, it is essential to combine the selected implementation with a multi-rate time stepping scheme and parallel computation with several GPUs. The one-node-per-thread implementation has already been adapted to multi-rate time stepping \cite{Modave16,Modave17} and multi-GPU computation \cite{Modave15}. The implementation with SGEMM can be adapted in very similar ways. In the future, we plan to investigate kernels for anisotropic wave propagation and artificial boundary conditions.

Acknowledgements

This work has been partly supported by NSF (award number DMS-1216674), Shell Global Solutions International B.V. and Shell Oil Company. Axel Modave is partially supported by an excellence grant from Wallonie-Bruxelles International (WBI). He is an Honorary Fellow of the Belgian American Educational Foundation (BAEF) and a Postdoctoral Researcher on leave with the F.R.S-FNRS. The authors acknowledge Ty Mckercher and NVIDIA Corporation for providing GPU equipment. The authors gratefully thank Jesse Chan for his helpful comments on the manuscript.

References

\begin{thebibliography}{8}
\end{thebibliography}


